

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
3 February 2005 (03.02.2005)

PCT

(10) International Publication Number
WO 2005/011102 A1

(51) International Patent Classification⁷: H03B 28/00

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, IU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(21) International Application Number:
PCT/KR2004/001878

(22) International Filing Date: 26 July 2004 (26.07.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10-2003-0051480 25 July 2003 (25.07.2003) KR

(71) Applicant (for all designated States except US): UTSTARCOM KOREA LIMITED [KR/KR]; San 136-1, Ami-ri, Bubal-eub, Icheon-si, Kyongki-do 467-701 (KR).

(72) Inventor; and

(75) Inventor/Applicant (for US only): KIM, In Gon [KR/KR]; San 136-1, Ami-ri, Bubal-eub, Icheon-si, Gyeonggi-do 467-701 (KR).

(74) Agent: YOON, Jee Hong; Ilannuri Bldg., 219, Nacjang-dong, Chongno-gu, Seoul 110-053 (KR).


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: APPARATUS FOR GENERATING CLOCK PULSES USING A DIRECT DIGITAL SYNTHESIZER



WO 2005/011102 A1

(57) Abstract: The present invention relates to an apparatus for generating clock pulses using a Direct Digital Synthesizer (DDS). The present invention seeks to solve the problems of the conventional clock generator using a Phase Locked Loop (PLL) circuit where the output clock frequency cannot be varied and the output clock signal is degraded because of jitter and phase noise. The claimed apparatus comprises a phase accumulator, a phase-to-magnitude converter, a Digital-to-Analog (DA) converter, a band pass filter, and a comparator, which are serially connected. A 10XPLL multiplier provides a 196.608MHz clock signal to the phase accumulator, the phase-magnitude converter and the digital analog converter, respectively. The phase accumulator also receives a Frequency Tuning Word (FTW) and using this FTW and the 196.608MHz clock, outputs a desired specific frequency value. This frequency value is processed through the phase-magnitude converter, the digital analog converter, a band pass filter and a comparator in order to become a square wave of a desired frequency with a low jitter.